Silicon IP RTL Design Senior Engineer, Google Cloud

Google

8 - 10 years

Bengaluru

Posted: 26/10/2025

Getting a referral is 5x more effective than applying directly

Job Description

Minimum qualifications:

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
8 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.
Experience with logic synthesis techniques to optimize RTL code, performance and power, as well as low-power design techniques.

Preferred qualifications:

Experience with coding languages (e.g., Python or Perl).
Experience in System on a Chip (SoC) designs and integration flows.
Knowledge of arithmetic units, bus architectures, processor design, accelerators, or memory hierarchies.
Knowledge of high performance and low power design techniques.

About the job

Google's custom-designed machines make up one of the largest and most powerful computing infrastructures in the world. The Hardware Testing Engineering team ensures that this cutting-edge equipment is reliable. In the R&D lab, you design test equipment for prototypes of our machinery and develop the protocols used to scale these tests for the entire global team. Working closely with design engineers, you give input on designs to improve our hardware until you're sure it meets Google's standards of quality and reliability.

In this role, you will be part of a team developing Application-specific integrated circuit (ASICs) used to accelerate machine learning computation in data centers. You will collaborate with members of architecture, verification, power and performance, physical design to specify and deliver quality designs for next generation data center accelerators. You will solve technical problems with micro-architecture and solutions, and evaluate design options with performance and power.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Responsibilities

Own microarchitecture and implementation of Internet Protocols (IPs) and subsystems.
Work with Architecture, Firmware, and Software teams to drive feature closure and develop microarchitecture specifications.
Drive design methodology, libraries, debug, code review in coordination with other IPs Design Verification (DV) teams and physical design teams.
Identify and drive power, performance and area improvements for the domains owned.

About Company

Google is a multinational technology company founded in 1998 by Larry Page and Sergey Brin. It is best known for its search engine but also develops products and services in areas like online advertising (Google Ads), cloud computing (Google Cloud), operating systems (Android, Chrome OS), web browsers (Chrome), and consumer electronics (Pixel devices, Nest). Google is a subsidiary of Alphabet Inc., its parent company formed in 2015. It plays a major role in shaping the internet, AI, and digital innovation globally.