Staff Engineer - STA
NXP Semiconductors
2 - 5 years
Noida
Posted: 11/07/2026
Job Description
The Digital Physical Design Engineer is responsible for complete STA signoff for the SOC or Subsystem.
The individual is responsible for writing timing constraints, interacting with the counterpart functions, such as Frontend, DFT and IP to write correct constraints, refining constraints throughout SOC design cycle and constraints validation.
The individual must have exposure of AI and use AI in STA activities.
The individual is responsible for complete timing signoff till the tapeout for subsystem or full chip.
Must have leading capabilities on signoff function.
Must have worked on SDF generation and validation.
Must have all knowledge of SI closure.
Must have exposure to higher tech nodes such as 16nm and 5nm.
Must be conversant with physical design flows and functions and must possess good knowledge of placement, CTS and Routing.
The individual contributes to problem solving related to physical design. Contributes to define best Physical design strategy per technology node.
#LI-2734About Company
NXP Semiconductors is a global leader in semiconductor manufacturing, headquartered in Eindhoven, Netherlands. The company specializes in developing secure, connected solutions for embedded systems, powering applications in automotive, industrial, mobile, and IoT markets. NXP is particularly known for its innovations in automotive electronics, including advanced driver-assistance systems (ADAS), secure vehicle access, and in-vehicle networking. Its portfolio also includes microcontrollers, sensors, and wireless connectivity products. With a focus on enabling smarter, safer, and more sustainable technologies, NXP is a trusted partner in advancing the future of connected devices.
Services you might be interested in
We Search & Apply Jobs for You!
Our team scans through 1000s of opportunities and applies to roles best suited to your profile
Save 100+ hours and focus on what matters - cracking interviews and landing offers.
