Login Sign Up

Senior Principal Verification Engineer

Cadence

11 - 16 years

Bengaluru

Posted: 24/05/2026

Job Description

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the worlds most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.


The Cadence Advantage

  • The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact.
  • Cadences employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees.
  • The unique One Cadence One Team culture promotes collaboration within and across teams to ensure customer success
  • Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests

You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each otherevery day


Location: Hyderabad

BE/BTECH/ME/METCH or Equivalent Degree

Cadence Bangalore is hiring for the position of Senior Principal Verification Engineer.


Job Description:

- Requires 11-16 years of experience in the VLSI domain, with a Masters or Bachelors degree in engineering.

- Candidates should have strong expertise in Verilog, HVL (SV, Specman e) with UVM/OVM/eRM methodology.

- Proficiency in assertions development/closure, constraint randomization, functional and code coverages, and formal verification is essential.

- Expertise in test-bench development is required.

- Strong RTL and GLS (with or without SDF) simulation debug skills are necessary.

- The ability to manage project schedules and delivery independently is important.

- Proficiency in Perl/Tcl scripting and automation is also required.


If interested, please share your updated profile to dsupriya@cadence.com.

Services you might be interested in

We Search & Apply Jobs for You!

Our team scans through 1000s of opportunities and applies to roles best suited to your profile

Save 100+ hours and focus on what matters - cracking interviews and landing offers.