Design Verification Engineer
Modernize Chip Solutions (MCS)
2 - 5 years
Hyderabad
Posted: 15/05/2026
Getting a referral is 5x more effective than applying directly
Job Description
Job Description: Simulation Migration Engineer (SV/UVM)
Experience: 3 to 4 Years
Location: Hyderabad
Key Requirements:
- Strong hands-on experience in SystemVerilog (SV) and UVM methodology
- Experience in simulation migration activities, specifically from VCS to Xcelium (Exilium)
- Good understanding of low power verification concepts
- Expertise in functional verification, including testbench development and execution
- Strong skills in coverage analysis (functional & code coverage)
- Proficient in debugging simulation issues and regression failures
- Experience in verification environment bring-up and migration support
Interested candidates, kindly share with me your updated profile to naveen.a@modernchipsolutions.com.
Services you might be interested in
Improve Your Resume Today
Boost your chances with professional resume services!
Get expert-reviewed, ATS-optimized resumes tailored for your experience level. Start your journey now.
