Sr Principal Verification Design Engineer
Cadence System Design and Analysis
2 - 5 years
Bengaluru
Posted: 12/02/2026
Getting a referral is 5x more effective than applying directly
Job Description
12-14 yrs of work experiences in VLSI domain with Masters/bachelors degree in engineering Strong expertise in Verilog, HVL(SV, Specman e) with UVM/OVM/eRM methodology Expertise in assertions development/closure, constraint randomization, functional and code coverages, formal verification Expertise in test-bench development Strong RTL and GLS (w/ or w/o SDF) sim debug skills Should be able to manage project schedule and delivery independently
Should be good in Perl/Tcl scripting and automation
Services you might be interested in
We Search & Apply Jobs for You!
Our team scans through 1000s of opportunities and applies to roles best suited to your profile
Save 100+ hours and focus on what matters - cracking interviews and landing offers.
