Senior RTL Design Engineer, Core IP, Silicon

Google

5 - 10 years

Bengaluru

Posted: 09/06/2025

Job Description

Minimum qualifications:

Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience.
10 years of work experience in RTL design.
Experience with ASIC design methodologies for clock domain checks and reset checks.
Experience in RTL coding using System Verilog/Verilog.

Preferred qualifications:

Master's degree or PhD in Electrical Engineering or Computer Science.
Experience in area, power and performance design optimization.
Experience implementing Machine Learning Accelerators, Camera ISP image processing IP, or other multimedia IPs such as Display or Video Codec.
Experience in scripting languages, C/C++ programming and software design skills.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. Google's mission is to organize the world's information and make it universally accessible and useful. Our Devices & Services team combines the best of Google AI, Software, and Hardware to create radically helpful experiences for users. We research, design, and develop new technologies and hardware to make our user's interaction with computing faster, seamless, and more powerful. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, the Devices & Services team is making people's lives better through technology.

Responsibilities

Provide microarchitecture definition for Core IP hardware designs and subsystem/ASIC top-level integration.
Define and develop Register-Transfer Level (RTL) implementations that meet engaged power, performance and area goals.
Perform RTL coding, function/performance simulation debug and Lint/CDC/FV/UPF checks. Participate in synthesis, timing/power closure, and FPGA/silicon bring-up.
Participate in test plan and coverage analysis of the sub-system and chip-level verification.
Create tools/scripts to automate tasks and track progress. Work with multi-disciplined and multi-site teams in RTL design, verification, or architecture/micro-architecture planning.

About Company

Google is a multinational technology company founded in 1998 by Larry Page and Sergey Brin. It is best known for its search engine but also develops products and services in areas like online advertising (Google Ads), cloud computing (Google Cloud), operating systems (Android, Chrome OS), web browsers (Chrome), and consumer electronics (Pixel devices, Nest). Google is a subsidiary of Alphabet Inc., its parent company formed in 2015. It plays a major role in shaping the internet, AI, and digital innovation globally.