Senior Design Verification Engineer
ACL Digital
5 - 10 years
Hyderabad
Posted: 13/12/2025
Job Description
Solid experience in SystemVerilog / UVM
PCIe protocol verification expertise
Strong understanding of IP-level protocols
Hands-on with DV environments, debugging & coverage
Ability to work across design, architecture & validation teams
#ACLDigital #HiringNow #DesignVerification #UVM #SystemVerilog #PCIe #VLSICareers #HyderabadJobs #BangaloreJobs
Services you might be interested in
We Search & Apply Jobs for You!
Our team scans through 1000s of opportunities and applies to roles best suited to your profile
Save 100+ hours and focus on what matters - cracking interviews and landing offers.
