Senior Design Verification Engineer
ACL Digital
4 - 7 years
Bengaluru
Posted: 06/03/2026
Job Description
Faulsim-Engineers
Experience : 4-7 years
Good Experience on Semiconductor/VLSI Design verification IP's.
Experience with ISO 26262 is plus
Must have Faultsim experience
Z01X tool experience and any equivalent tool
Can consider GLS experience with good verification knowledge.
Interested,please share your updated resume to janagaradha.n@acldigital.com
Services you might be interested in
We Search & Apply Jobs for You!
Our team scans through 1000s of opportunities and applies to roles best suited to your profile
Save 100+ hours and focus on what matters - cracking interviews and landing offers.
