Senior Design Engineer

Responsibilities:

• Synthesis, Physical design and implementation of CPU and GPU cores, system interconnect and other ARM IP, SoC
• Analyze design timing, area and power to help improve the quality of ARM IP
• Develop and deploy new methodologies to improve implementation efficiency and results
• Support and develop detailed implementation analysis and data-mining methodologies.
• Work with implementation and physical IP RTL design teams to drive analysis and optimization of our IP.
• Converting R&D concepts into real implementation solutions.
• Enable our partners to achieve the best possible quality of results.

Required Skills and Experience :

• Bachelors or Masters degree equivalent in Electrical Engineering, Computer Engineering or other relevant technical fields.
• 5 to 14 Years of proven experience in ASIC Implementation, Physical design, STA and Timing closure, Structured clock tree, PDN analysis, DFM and Physical verification
• The ability to demonstrate that you can express new insights and communicate them effectively. Possess a high level of dedicated, initiative and problem-solving skills.
• Experience in crafting and adopting new silicon implementation techniques and methodologies and promote their use with international teams
• Previous experience in and knowledge of the entire IC design flow, from RTL through to GDS2. Proven programming and scripting skills eg. Tcl, Perl, R, Make, sh.