Principal Engineer
Silicon Patterns
2 - 5 years
Bengaluru
Posted: 12/02/2026
Job Description
HIRING | PCIe Verification Lead Gen 5 & Gen 6
Location: Bangalore
Experience: 10+ Years
Role: Technical Lead / Lead Verification Engineer
We are looking for a PCIe Verification Lead with strong hands-on expertise in PCIe Gen 5 & Gen 6 to lead complex verification projects and mentor teams.
Key Responsibilities
Lead end-to-end PCIe Gen5/Gen6 verification
Own verification strategy, test planning, coverage & sign-off
Hands-on with SystemVerilog, UVM
Debug complex protocol-level issues
Mentor and guide junior verification engineers
Collaborate with Architecture, Design, and SoC teams
Must-Have Skills
10+ years in ASIC/SoC Verification
Strong PCIe protocol knowledge (Gen 5 & Gen 6)
SV/UVM, Assertions, Coverage
Experience in leading teams / technical ownership
Exposure to high-speed interfaces is a plus
Good to Have
PCIe compliance / VIP experience
Exposure to CXL is an added advantage
Share your CV at Ishitaanand@siliconpatterns.com
Services you might be interested in
Improve Your Resume Today
Boost your chances with professional resume services!
Get expert-reviewed, ATS-optimized resumes tailored for your experience level. Start your journey now.
