🔔 FCM Loaded

Principal Engineer

Randstad India

2 - 5 years

Hyderabad

Posted: 17/02/2026

Getting a referral is 5x more effective than applying directly

Job Description

Job title : Principal Engineer, STA & Synthesis


We are seeking a Principal Engineer Implementation Lead to own synthesis and timing closure sign-off for low-power, chiplet-based MCU designs implemented on cost-optimized mature process nodes. This role is critical for ensuring design quality and

convergence while meeting power, performance, and cost targets.


Job Description


Drive RTL-to-gate synthesis for complex multi-die MCU designs using industry-standard tools

Optimize for timing, power, and area while adhering to mature-node constraints

Lead static timing analysis (STA) and timing closure activities across multiple corners and modes

Ensure sign-off compliance for timing, power, and signal integrity

Work closely with RTL, DFT, and physical design teams to resolve timing issues

Own full chip constraints and design optimizations to achieve convergence

Define and maintain synthesis and timing closure methodologies tailored for cost-sensitive MCU designs

Evaluate EDA tools and flows for improved efficiency and turnaround time


Qualifications


BTech/MTech in Electrical/Electronic Engineering, Computer Engineering or Computer Science with 15+ years of

experience in ASIC/SoC implementation

Proven experience in mature-node technologies (e.g., 22nm, 12nm) and low-power design strategies and multi-clock

domain designs

Expertise in Synopsys/Cadence synthesis tools and STA tools

Expertise in multi-mode, multi-corner timing analysis and constraint management

Experience in timing closure of external interfaces like SPI/I2C/Ethernet/CAN

Experience with hierarchical timing closure

Experience with UPF/CPF-based power intent and low-power optimization techniques (clock gating, multi-voltagedomains).

Extensive experience with ECO flows for timing fixes and late-stage design changes

Strong scripting skills (Tcl, Perl, Python) for automation of synthesis and STA flows

Experience with timing sign-off for chiplet-based designs is a strong plus

Strong communication skills (written and verbal), problem solving, teamwork, attention to detail, commitment to task,and quality focus

Can do attitude, openness to new environment, people and culture

Ability to propose innovative and leading edge solutions

Strong drive & ability to coordinate work across highly experienced global teams

Services you might be interested in

Improve Your Resume Today

Boost your chances with professional resume services!

Get expert-reviewed, ATS-optimized resumes tailored for your experience level. Start your journey now.