Opening for FPGA Design role - Bangalore
UST
2 - 5 years
Bengaluru
Posted: 08/01/2026
Getting a referral is 5x more effective than applying directly
Job Description
Hi,
We have an opening for FPGA Design engineer role - Bangalore
REQUIRED:
EXP: 5 to 12 years
- Experience with FPGA system design from IP Integration to implementation, Verilog RTL based IP design, Verilog/System Verilog based testbench development
- Experience with AMD Vivado & Vitis SDK & VItis AI tools.
- Experience with C/C++ in developing Embedded FW & scripting automation using Python
- Experience with Petalinux build flow , familiarity with Uboot, linux driver changes and FPGA SoC debugging.
Please share your resume to
Regards,
Jaya
Services you might be interested in
Improve Your Resume Today
Boost your chances with professional resume services!
Get expert-reviewed, ATS-optimized resumes tailored for your experience level. Start your journey now.
