Login Sign Up

Memory Layout Engineer

Mirafra Technologies

5 - 14 years

Bengaluru

Posted: 10/12/2025

Getting a referral is 5x more effective than applying directly

Job Description

JD:

Should be able to work independently on SRAM memory IP layout development.


Skill Requirements:-

Proficient with calibre LVS/DRC verification. Leafcell development of SAM blocks.


Experience:- 5-14 years


Qualifications: B.Tech/B.E/M.Tech/M.E


Thanks,

Riki Dutta Saha

Email:

Services you might be interested in

We Search & Apply Jobs for You!

Our team scans through 1000s of opportunities and applies to roles best suited to your profile

Save 100+ hours and focus on what matters - cracking interviews and landing offers.