IP Verification Engineer
BITSILICA
2 - 5 years
Hyderabad
Posted: 12/02/2026
Getting a referral is 5x more effective than applying directly
Job Description
Responsibilities
- 4+ years experience in semiconductor industry
- Hands-on experience with System Verilog as High-level Verification Language and UVM implementation.
- Debugging digital simulation in both RTL and gate-level netlist, isolating issues in both module and system level.
- Clear understanding of ASIC design flow
- Solid analytical, synthesis and problem solving skills
Services you might be interested in
Improve Your Resume Today
Boost your chances with professional resume services!
Get expert-reviewed, ATS-optimized resumes tailored for your experience level. Start your journey now.
