GLS Verification
Ignitarium
4 - 6 years
Bengaluru
Posted: 12/02/2026
Job Description
About the Role
Verification Engineer with over 4 years of experience in Gate-Level Simulation (GLS).
Skilled in UVM, SystemVerilog, and industry-standard verification methodologies.
Responsibilities
- Strong in debugging, timing analysis, and simulation to ensure design accuracy and performance.
Required Skills
- HDL/HDVL: Verilog, System Verilog
- Tools: Synopsys VCS, Verdi, DVE GLS
- Expertise: Zero Delay (ZD), SDF, Power-Aware GLS (PAGLS)
Preferred Skills
- Others: Low-Power Verification, RTL Debug, UVM Environments
Services you might be interested in
We Search & Apply Jobs for You!
Our team scans through 1000s of opportunities and applies to roles best suited to your profile
Save 100+ hours and focus on what matters - cracking interviews and landing offers.
