Field-Programmable Gate Arrays Engineer
ACL Digital
1 - 2 years
Hyderabad
Posted: 23/12/2025
Getting a referral is 5x more effective than applying directly
Job Description
RTL-FPGA Engineer
Location : Hyderabad
Experience : 1-2 years
understanding of Vivado Flow and HW validation using Xilinx(AMD) FPGAs.
Strong understanding of FPGA flow using Vivado, Logic design, Digital design etc.
. Expertise RTL Coding in Verilog / System Verilog or VHDL
. Knowledge in Xilinx FPGA architecture
Good Knowledge in Tcl or Python scripting
Services you might be interested in
We Search & Apply Jobs for You!
Our team scans through 1000s of opportunities and applies to roles best suited to your profile
Save 100+ hours and focus on what matters - cracking interviews and landing offers.
