DFT Design Engineer

Mirafra Technologies hiring DFT_Engineers for Multiple Projects:

Experience - 4+ year onwards

Notice period - 0 to 90 days

Location - Bangalore

Please find the Job Description Below:

DFT engineer preferably with 4 -10 yrs of experience in hashtag#SoC DFT implementation and verification of scan architectures, hashtag#JTAG, boundary scan, memory hashtag#BIST, hashtag#ATPG and LBIST.

BE/ME/B.Tech/M.Tech from reputed institutes with relevant industry experience

The engineer should be well versed in Verilog/VHDL RTL coding, automation, experienced in using Mentor DFT tool sets and reasonable acquaintance with Synopsyss scan insertion and timing analysis tools along with standard linting tools.

The engineer needs to have hands-on experience in scan insertion, JTAG, LBIST, ATPG DRC and coverage analysis, Simulation debug with timing/SDF and post silicon debug.

Must have worked on more than one SoC , from start to end.

Must be proactive, collaborative, self-driven and detail-oriented capable of exercising independent judgment

The engineer with experience on debug and root cause the problem in simulation failures and silicon

Self-motivation, flexibility, with strong interpersonal skills. Effective communication skills, oral and written skills

Show an engaged curiosity, a will to understand the mechanisms behind the effects, an eagerness to constantly learn and improve

Interested Candidates can share resume at

Thanks

Sayantika Majumdar

HR _ Talent Acquisition

Mirafra Technologies