Design Verification Engineer
Capgemini Engineering
2 - 5 years
Bengaluru
Posted: 23/12/2025
Getting a referral is 5x more effective than applying directly
Job Description
Role: Design Verification Engineer
Experience: 4 to 15 Years
Location: Bengaluru
Job Description:
- You will be part of the team verifying IPs and SoCs leading to first Si success.
- Manage and lead a team of Verification engineers
- IP verification is coverage driven using latest industry standard methodologies and HVLs.
- Work involves defining verification strategy, writing test plans, developing efficient test benches and test cases.
- Code coverage, Functional coverage and assertions are desired.
- ARM based SoC verification experience is an added advantage.
- Proficiency in one scripting language like Perl, C++, Python, Unix Make, Unix Shell Scripts etc. is a great plus.
- Multiple positions with emphasis on AMS and Power aware verification.
- Should have worked on GLS.
Primary Skills:
- Verilog, SV, UVM/OVM, IP Verification, SoC Verification, scripting Perl, Python, Shell, and Tcl.
Secondary Skills
- Test bench / model / VIP development, Functional coverage, GLS, LEC, Emulation, AMS, ARM, Protocols AHB/AXI/APB, Ethernet, USB, PCIe, I2C, SPI, CAN, Mipi CSI/DSI, LPDDR.
Services you might be interested in
Improve Your Resume Today
Boost your chances with professional resume services!
Get expert-reviewed, ATS-optimized resumes tailored for your experience level. Start your journey now.
