Design Engineer II

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

• Experience : 3 to 6 + Years
• Qualification : BE or B.Tech / ME or M.Tech
• Responsibilities
  • Chip Level IO Planning, Bump Planning and RDL Routing
  • Coordination with FCFP and Block Owners for the RDL integration
  • IP Integration activities for PLL, PVT Sensors etc
• Required Skills
  • 3+ years of experience in IO & RDL
  • Handson experience in IP DRC and LVS checks and IP Integrations
  • Good in debugging the LVS issues related to IO Plan
  • Good understanding of Latch up issues, soft checks etc.
  • Understanding of PnR flow
  • Good exposure to Cadence EDA or any other tool set needed for IO & RDL
• Optional Skills
  • Complex IP hardening like DDR, PCIe, MiPi etc.
  • Idea on PG Mesh Structures and Track Optimizations
  • TCL and PERL scripting knowledge and experience in writing the scripts
  • Hands on experience in low power designs
  • Exposure to any of 7/6nm, 5/4nm & 3/2nm technologies

We’re doing work that matters. Help us solve what others can’t.