Analog layout Engineer
ACL Digital
2 - 5 years
Bengaluru
Posted: 12/02/2026
Getting a referral is 5x more effective than applying directly
Job Description
Exp level: 2 to 5 years
Location: Bangalore
Notice Period: Immediate joiners are preffered.
Responsibilites:
- Design and implement analog layouts for high-performance circuits (e.g., amplifiers, ADCs, DACs, voltage regulators) using TSMC 3nm and 5nm nodes.
- Perform design rule checks (DRC), layout versus schematic (LVS), and electrical rule checks (ERC) to ensure design compliance.
Required Skills:
- Strong experience in analog layout design at advanced nodes (TSMC 3nm and 5nm).
- Proficiency in layout tools like Cadence Virtuoso, Synopsys IC Compiler, or similar.
- Understanding of layout-dependent effects (LDE) and its impact on performance.
- Knowledge of parasitic extraction, simulation, and optimization.
- Familiarity with design for manufacturability (DFM) techniques.
Please email Resumes to raksha.k@acldigital.com
Services you might be interested in
We Search & Apply Jobs for You!
Our team scans through 1000s of opportunities and applies to roles best suited to your profile
Save 100+ hours and focus on what matters - cracking interviews and landing offers.
