STA engineer
Mirafra Technologies
2 - 5 years
Bengaluru
Posted: 13/06/2026
Job Description
Key Responsibilities
- Constraint Development & Validation: Create, validate, and manage SDC constraints (clocks, I/O paths, generated clocks, false/multicycle paths) to accurately reflect the design's intent.
- Timing Analysis & Closure: Run full-chip and block-level STA using sign-off tools like Synopsys PrimeTime or Cadence Tempus.
- Constraint QoR Checks: Evaluate and debug timing reports to fix setup, hold, and DRC (Design Rule Checking) violations.
- Cross-Domain Analysis: Perform Clock Domain Crossing (CDC) analysis and manage constraints for asynchronous crossings.
- ECO Execution: Drive Engineering Change Orders (ECOs) by partnering with Physical Design (PD) and RTL teams.
- Scripting: Develop scripts using Tcl, Perl, or Python for automation and workflow efficiency.
Qualifications
- Education: B.Tech/M.Tech in Electrical or Electronics Engineering.
- Tools: Strong working knowledge of standard industry tools (PrimeTime, Tempus).
Experience: 4-10+ years
Services you might be interested in
We Search & Apply Jobs for You!
Our team scans through 1000s of opportunities and applies to roles best suited to your profile
Save 100+ hours and focus on what matters - cracking interviews and landing offers.
