Login Sign Up

FPGA Validation

ACL Digital

2 - 5 years

Bengaluru

Posted: 17/02/2026

Job Description

JD

  • Strong in hands on lab-based silicon validation
  • Hands-on with high-speed protocols
  • FPGA RTL + Verilog and C
  • Experienced in board-level debug experience (Mandatory)

This is not a pure FPGA RTL design role. kindly don't share with just FPGA experience

This is a FPGA validation + lab debug role.

Services you might be interested in

We Search & Apply Jobs for You!

Our team scans through 1000s of opportunities and applies to roles best suited to your profile

Save 100+ hours and focus on what matters - cracking interviews and landing offers.