Field-Programmable Gate Arrays Engineer
HCLTech
2 - 5 years
Bengaluru
Posted: 21/04/2026
Job Description
About the Company
We HCL TECH are looking for professional who have experience in.
About the Role
Experience working with Synopsys HAPS (HighPerformance ASIC Prototyping System).
Responsibilities
- Proficient in logical partitioning of large designs for FPGA prototyping
- 6+ years of relevant Hands-on experience mapping large ASIC/SoC RTL designs across multiple FPGAs
- Ability to validate and debug the complete SoC functionality on FPGA platforms
Location
Bengaluru/Chennai
Services you might be interested in
We Search & Apply Jobs for You!
Our team scans through 1000s of opportunities and applies to roles best suited to your profile
Save 100+ hours and focus on what matters - cracking interviews and landing offers.
